cabe358c0a
Now, the Linker::LinkModules() call doesn't link in any functions marked as 'internal', which is problematic, since we'd like to have just about all of the builtins marked as internal so that they are eliminated after they've been inlined when they are in fact used. This change removes all of the internal qualifiers in the builtins and adds a lSetInternalFunctions() routine to builtins.cpp that sets this property on the functions that need it after they've been linked in by LinkModules().
473 lines
18 KiB
LLVM
473 lines
18 KiB
LLVM
;; Copyright (c) 2010-2011, Intel Corporation
|
|
;; All rights reserved.
|
|
;;
|
|
;; Redistribution and use in source and binary forms, with or without
|
|
;; modification, are permitted provided that the following conditions are
|
|
;; met:
|
|
;;
|
|
;; * Redistributions of source code must retain the above copyright
|
|
;; notice, this list of conditions and the following disclaimer.
|
|
;;
|
|
;; * Redistributions in binary form must reproduce the above copyright
|
|
;; notice, this list of conditions and the following disclaimer in the
|
|
;; documentation and/or other materials provided with the distribution.
|
|
;;
|
|
;; * Neither the name of Intel Corporation nor the names of its
|
|
;; contributors may be used to endorse or promote products derived from
|
|
;; this software without specific prior written permission.
|
|
;;
|
|
;;
|
|
;; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
|
|
;; IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
;; TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
|
|
;; PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
|
|
;; OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
;; EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
;; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
|
;; PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
|
|
;; LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
|
|
;; NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
;; SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
|
|
; Define common 4-wide stuff
|
|
stdlib_core(4)
|
|
packed_load_and_store(4)
|
|
scans(4)
|
|
int64minmax(4)
|
|
|
|
include(`builtins-sse4-common.ll')
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; rcp
|
|
|
|
declare <4 x float> @llvm.x86.sse.rcp.ps(<4 x float>) nounwind readnone
|
|
|
|
define <4 x float> @__rcp_varying_float(<4 x float>) nounwind readonly alwaysinline {
|
|
%call = call <4 x float> @llvm.x86.sse.rcp.ps(<4 x float> %0)
|
|
; do one N-R iteration to improve precision
|
|
; float iv = __rcp_v(v);
|
|
; return iv * (2. - v * iv);
|
|
%v_iv = fmul <4 x float> %0, %call
|
|
%two_minus = fsub <4 x float> <float 2., float 2., float 2., float 2.>, %v_iv
|
|
%iv_mul = fmul <4 x float> %call, %two_minus
|
|
ret <4 x float> %iv_mul
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
; rsqrt
|
|
|
|
declare <4 x float> @llvm.x86.sse.rsqrt.ps(<4 x float>) nounwind readnone
|
|
|
|
define <4 x float> @__rsqrt_varying_float(<4 x float> %v) nounwind readonly alwaysinline {
|
|
; float is = __rsqrt_v(v);
|
|
%is = call <4 x float> @llvm.x86.sse.rsqrt.ps(<4 x float> %v)
|
|
; Newton-Raphson iteration to improve precision
|
|
; return 0.5 * is * (3. - (v * is) * is);
|
|
%v_is = fmul <4 x float> %v, %is
|
|
%v_is_is = fmul <4 x float> %v_is, %is
|
|
%three_sub = fsub <4 x float> <float 3., float 3., float 3., float 3.>, %v_is_is
|
|
%is_mul = fmul <4 x float> %is, %three_sub
|
|
%half_scale = fmul <4 x float> <float 0.5, float 0.5, float 0.5, float 0.5>, %is_mul
|
|
ret <4 x float> %half_scale
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
; sqrt
|
|
|
|
declare <4 x float> @llvm.x86.sse.sqrt.ps(<4 x float>) nounwind readnone
|
|
|
|
define <4 x float> @__sqrt_varying_float(<4 x float>) nounwind readonly alwaysinline {
|
|
%call = call <4 x float> @llvm.x86.sse.sqrt.ps(<4 x float> %0)
|
|
ret <4 x float> %call
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; double precision sqrt
|
|
|
|
declare <2 x double> @llvm.x86.sse2.sqrt.pd(<2 x double>) nounwind readnone
|
|
|
|
define <4 x double> @__sqrt_varying_double(<4 x double>) nounwind alwaysinline {
|
|
unary2to4(ret, double, @llvm.x86.sse2.sqrt.pd, %0)
|
|
ret <4 x double> %ret
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; rounding floats
|
|
|
|
declare <4 x float> @llvm.x86.sse41.round.ps(<4 x float>, i32) nounwind readnone
|
|
|
|
define <4 x float> @__round_varying_float(<4 x float>) nounwind readonly alwaysinline {
|
|
; roundps, round mode nearest 0b00 | don't signal precision exceptions 0b1000 = 8
|
|
%call = call <4 x float> @llvm.x86.sse41.round.ps(<4 x float> %0, i32 8)
|
|
ret <4 x float> %call
|
|
}
|
|
|
|
define <4 x float> @__floor_varying_float(<4 x float>) nounwind readonly alwaysinline {
|
|
; roundps, round down 0b01 | don't signal precision exceptions 0b1001 = 9
|
|
%call = call <4 x float> @llvm.x86.sse41.round.ps(<4 x float> %0, i32 9)
|
|
ret <4 x float> %call
|
|
}
|
|
|
|
define <4 x float> @__ceil_varying_float(<4 x float>) nounwind readonly alwaysinline {
|
|
; roundps, round up 0b10 | don't signal precision exceptions 0b1010 = 10
|
|
%call = call <4 x float> @llvm.x86.sse41.round.ps(<4 x float> %0, i32 10)
|
|
ret <4 x float> %call
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; rounding doubles
|
|
|
|
declare <2 x double> @llvm.x86.sse41.round.pd(<2 x double>, i32) nounwind readnone
|
|
|
|
define <4 x double> @__round_varying_double(<4 x double>) nounwind readonly alwaysinline {
|
|
round2to4double(%0, 8)
|
|
}
|
|
|
|
define <4 x double> @__floor_varying_double(<4 x double>) nounwind readonly alwaysinline {
|
|
; roundpd, round down 0b01 | don't signal precision exceptions 0b1001 = 9
|
|
round2to4double(%0, 9)
|
|
}
|
|
|
|
define <4 x double> @__ceil_varying_double(<4 x double>) nounwind readonly alwaysinline {
|
|
; roundpd, round up 0b10 | don't signal precision exceptions 0b1010 = 10
|
|
round2to4double(%0, 10)
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; float min/max
|
|
|
|
declare <4 x float> @llvm.x86.sse.max.ps(<4 x float>, <4 x float>) nounwind readnone
|
|
declare <4 x float> @llvm.x86.sse.min.ps(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
define <4 x float> @__max_varying_float(<4 x float>, <4 x float>) nounwind readonly alwaysinline {
|
|
%call = call <4 x float> @llvm.x86.sse.max.ps(<4 x float> %0, <4 x float> %1)
|
|
ret <4 x float> %call
|
|
}
|
|
|
|
define <4 x float> @__min_varying_float(<4 x float>, <4 x float>) nounwind readonly alwaysinline {
|
|
%call = call <4 x float> @llvm.x86.sse.min.ps(<4 x float> %0, <4 x float> %1)
|
|
ret <4 x float> %call
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; int32 min/max
|
|
|
|
define <4 x i32> @__min_varying_int32(<4 x i32>, <4 x i32>) nounwind readonly alwaysinline {
|
|
%call = call <4 x i32> @llvm.x86.sse41.pminsd(<4 x i32> %0, <4 x i32> %1)
|
|
ret <4 x i32> %call
|
|
}
|
|
|
|
define <4 x i32> @__max_varying_int32(<4 x i32>, <4 x i32>) nounwind readonly alwaysinline {
|
|
%call = call <4 x i32> @llvm.x86.sse41.pmaxsd(<4 x i32> %0, <4 x i32> %1)
|
|
ret <4 x i32> %call
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
; unsigned int min/max
|
|
|
|
define <4 x i32> @__min_varying_uint32(<4 x i32>, <4 x i32>) nounwind readonly alwaysinline {
|
|
%call = call <4 x i32> @llvm.x86.sse41.pminud(<4 x i32> %0, <4 x i32> %1)
|
|
ret <4 x i32> %call
|
|
}
|
|
|
|
define <4 x i32> @__max_varying_uint32(<4 x i32>, <4 x i32>) nounwind readonly alwaysinline {
|
|
%call = call <4 x i32> @llvm.x86.sse41.pmaxud(<4 x i32> %0, <4 x i32> %1)
|
|
ret <4 x i32> %call
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; double precision min/max
|
|
|
|
declare <2 x double> @llvm.x86.sse2.max.pd(<2 x double>, <2 x double>) nounwind readnone
|
|
declare <2 x double> @llvm.x86.sse2.min.pd(<2 x double>, <2 x double>) nounwind readnone
|
|
|
|
define <4 x double> @__min_varying_double(<4 x double>, <4 x double>) nounwind readnone {
|
|
binary2to4(ret, double, @llvm.x86.sse2.min.pd, %0, %1)
|
|
ret <4 x double> %ret
|
|
}
|
|
|
|
define <4 x double> @__max_varying_double(<4 x double>, <4 x double>) nounwind readnone {
|
|
binary2to4(ret, double, @llvm.x86.sse2.max.pd, %0, %1)
|
|
ret <4 x double> %ret
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
; svml stuff
|
|
|
|
declare <4 x float> @__svml_sinf4(<4 x float>) nounwind readnone
|
|
declare <4 x float> @__svml_cosf4(<4 x float>) nounwind readnone
|
|
declare <4 x float> @__svml_sincosf4(<4 x float> *, <4 x float>) nounwind readnone
|
|
declare <4 x float> @__svml_tanf4(<4 x float>) nounwind readnone
|
|
declare <4 x float> @__svml_atanf4(<4 x float>) nounwind readnone
|
|
declare <4 x float> @__svml_atan2f4(<4 x float>, <4 x float>) nounwind readnone
|
|
declare <4 x float> @__svml_expf4(<4 x float>) nounwind readnone
|
|
declare <4 x float> @__svml_logf4(<4 x float>) nounwind readnone
|
|
declare <4 x float> @__svml_powf4(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @__svml_sin(<4 x float>) nounwind readnone alwaysinline {
|
|
%ret = call <4 x float> @__svml_sinf4(<4 x float> %0)
|
|
ret <4 x float> %ret
|
|
}
|
|
|
|
define <4 x float> @__svml_cos(<4 x float>) nounwind readnone alwaysinline {
|
|
%ret = call <4 x float> @__svml_cosf4(<4 x float> %0)
|
|
ret <4 x float> %ret
|
|
}
|
|
|
|
define void @__svml_sincos(<4 x float>, <4 x float> *, <4 x float> *) nounwind readnone alwaysinline {
|
|
%s = call <4 x float> @__svml_sincosf4(<4 x float> * %2, <4 x float> %0)
|
|
store <4 x float> %s, <4 x float> * %1
|
|
ret void
|
|
}
|
|
|
|
define <4 x float> @__svml_tan(<4 x float>) nounwind readnone alwaysinline {
|
|
%ret = call <4 x float> @__svml_tanf4(<4 x float> %0)
|
|
ret <4 x float> %ret
|
|
}
|
|
|
|
define <4 x float> @__svml_atan(<4 x float>) nounwind readnone alwaysinline {
|
|
%ret = call <4 x float> @__svml_atanf4(<4 x float> %0)
|
|
ret <4 x float> %ret
|
|
}
|
|
|
|
define <4 x float> @__svml_atan2(<4 x float>, <4 x float>) nounwind readnone alwaysinline {
|
|
%ret = call <4 x float> @__svml_atan2f4(<4 x float> %0, <4 x float> %1)
|
|
ret <4 x float> %ret
|
|
}
|
|
|
|
define <4 x float> @__svml_exp(<4 x float>) nounwind readnone alwaysinline {
|
|
%ret = call <4 x float> @__svml_expf4(<4 x float> %0)
|
|
ret <4 x float> %ret
|
|
}
|
|
|
|
define <4 x float> @__svml_log(<4 x float>) nounwind readnone alwaysinline {
|
|
%ret = call <4 x float> @__svml_logf4(<4 x float> %0)
|
|
ret <4 x float> %ret
|
|
}
|
|
|
|
define <4 x float> @__svml_pow(<4 x float>, <4 x float>) nounwind readnone alwaysinline {
|
|
%ret = call <4 x float> @__svml_powf4(<4 x float> %0, <4 x float> %1)
|
|
ret <4 x float> %ret
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
; horizontal ops / reductions
|
|
|
|
declare i32 @llvm.x86.sse.movmsk.ps(<4 x float>) nounwind readnone
|
|
|
|
define i32 @__movmsk(<4 x i32>) nounwind readnone alwaysinline {
|
|
%floatmask = bitcast <4 x i32> %0 to <4 x float>
|
|
%v = call i32 @llvm.x86.sse.movmsk.ps(<4 x float> %floatmask) nounwind readnone
|
|
ret i32 %v
|
|
}
|
|
|
|
declare <4 x float> @llvm.x86.sse3.hadd.ps(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
define float @__reduce_add_float(<4 x float>) nounwind readonly alwaysinline {
|
|
%v1 = call <4 x float> @llvm.x86.sse3.hadd.ps(<4 x float> %0, <4 x float> %0)
|
|
%v2 = call <4 x float> @llvm.x86.sse3.hadd.ps(<4 x float> %v1, <4 x float> %v1)
|
|
%scalar = extractelement <4 x float> %v2, i32 0
|
|
ret float %scalar
|
|
}
|
|
|
|
define float @__reduce_min_float(<4 x float>) nounwind readnone {
|
|
reduce4(float, @__min_varying_float, @__min_uniform_float)
|
|
}
|
|
|
|
define float @__reduce_max_float(<4 x float>) nounwind readnone {
|
|
reduce4(float, @__max_varying_float, @__max_uniform_float)
|
|
}
|
|
|
|
define i32 @__reduce_add_int32(<4 x i32> %v) nounwind readnone {
|
|
%v1 = shufflevector <4 x i32> %v, <4 x i32> undef,
|
|
<4 x i32> <i32 2, i32 3, i32 undef, i32 undef>
|
|
%m1 = add <4 x i32> %v1, %v
|
|
%m1a = extractelement <4 x i32> %m1, i32 0
|
|
%m1b = extractelement <4 x i32> %m1, i32 1
|
|
%sum = add i32 %m1a, %m1b
|
|
ret i32 %sum
|
|
}
|
|
|
|
define i32 @__reduce_min_int32(<4 x i32>) nounwind readnone {
|
|
reduce4(i32, @__min_varying_int32, @__min_uniform_int32)
|
|
}
|
|
|
|
define i32 @__reduce_max_int32(<4 x i32>) nounwind readnone {
|
|
reduce4(i32, @__max_varying_int32, @__max_uniform_int32)
|
|
}
|
|
|
|
define i32 @__reduce_add_uint32(<4 x i32> %v) nounwind readnone {
|
|
%r = call i32 @__reduce_add_int32(<4 x i32> %v)
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @__reduce_min_uint32(<4 x i32>) nounwind readnone {
|
|
reduce4(i32, @__min_varying_uint32, @__min_uniform_uint32)
|
|
}
|
|
|
|
define i32 @__reduce_max_uint32(<4 x i32>) nounwind readnone {
|
|
reduce4(i32, @__max_varying_uint32, @__max_uniform_uint32)
|
|
}
|
|
|
|
|
|
define double @__reduce_add_double(<4 x double>) nounwind readnone {
|
|
%v0 = shufflevector <4 x double> %0, <4 x double> undef,
|
|
<2 x i32> <i32 0, i32 1>
|
|
%v1 = shufflevector <4 x double> %0, <4 x double> undef,
|
|
<2 x i32> <i32 2, i32 3>
|
|
%sum = fadd <2 x double> %v0, %v1
|
|
%e0 = extractelement <2 x double> %sum, i32 0
|
|
%e1 = extractelement <2 x double> %sum, i32 1
|
|
%m = fadd double %e0, %e1
|
|
ret double %m
|
|
}
|
|
|
|
define double @__reduce_min_double(<4 x double>) nounwind readnone {
|
|
reduce4(double, @__min_varying_double, @__min_uniform_double)
|
|
}
|
|
|
|
define double @__reduce_max_double(<4 x double>) nounwind readnone {
|
|
reduce4(double, @__max_varying_double, @__max_uniform_double)
|
|
}
|
|
|
|
define i64 @__reduce_add_int64(<4 x i64>) nounwind readnone {
|
|
%v0 = shufflevector <4 x i64> %0, <4 x i64> undef,
|
|
<2 x i32> <i32 0, i32 1>
|
|
%v1 = shufflevector <4 x i64> %0, <4 x i64> undef,
|
|
<2 x i32> <i32 2, i32 3>
|
|
%sum = add <2 x i64> %v0, %v1
|
|
%e0 = extractelement <2 x i64> %sum, i32 0
|
|
%e1 = extractelement <2 x i64> %sum, i32 1
|
|
%m = add i64 %e0, %e1
|
|
ret i64 %m
|
|
}
|
|
|
|
define i64 @__reduce_min_int64(<4 x i64>) nounwind readnone {
|
|
reduce4(i64, @__min_varying_int64, @__min_uniform_int64)
|
|
}
|
|
|
|
define i64 @__reduce_max_int64(<4 x i64>) nounwind readnone {
|
|
reduce4(i64, @__max_varying_int64, @__max_uniform_int64)
|
|
}
|
|
|
|
define i64 @__reduce_min_uint64(<4 x i64>) nounwind readnone {
|
|
reduce4(i64, @__min_varying_uint64, @__min_uniform_uint64)
|
|
}
|
|
|
|
define i64 @__reduce_max_uint64(<4 x i64>) nounwind readnone {
|
|
reduce4(i64, @__max_varying_uint64, @__max_uniform_uint64)
|
|
}
|
|
|
|
reduce_equal(4)
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; masked store
|
|
|
|
declare <4 x float> @llvm.x86.sse41.blendvps(<4 x float>, <4 x float>,
|
|
<4 x float>) nounwind readnone
|
|
|
|
|
|
define void @__masked_store_blend_32(<4 x i32>* nocapture, <4 x i32>,
|
|
<4 x i32> %mask) nounwind alwaysinline {
|
|
%mask_as_float = bitcast <4 x i32> %mask to <4 x float>
|
|
%oldValue = load <4 x i32>* %0, align 4
|
|
%oldAsFloat = bitcast <4 x i32> %oldValue to <4 x float>
|
|
%newAsFloat = bitcast <4 x i32> %1 to <4 x float>
|
|
%blend = call <4 x float> @llvm.x86.sse41.blendvps(<4 x float> %oldAsFloat,
|
|
<4 x float> %newAsFloat,
|
|
<4 x float> %mask_as_float)
|
|
%blendAsInt = bitcast <4 x float> %blend to <4 x i32>
|
|
store <4 x i32> %blendAsInt, <4 x i32>* %0, align 4
|
|
ret void
|
|
}
|
|
|
|
|
|
define void @__masked_store_blend_64(<4 x i64>* nocapture %ptr, <4 x i64> %new,
|
|
<4 x i32> %i32mask) nounwind alwaysinline {
|
|
%oldValue = load <4 x i64>* %ptr, align 8
|
|
%mask = bitcast <4 x i32> %i32mask to <4 x float>
|
|
|
|
; Do 4x64-bit blends by doing two <4 x i32> blends, where the <4 x i32> values
|
|
; are actually bitcast <2 x i64> values
|
|
;
|
|
; set up the first two 64-bit values
|
|
%old01 = shufflevector <4 x i64> %oldValue, <4 x i64> undef,
|
|
<2 x i32> <i32 0, i32 1>
|
|
%old01f = bitcast <2 x i64> %old01 to <4 x float>
|
|
%new01 = shufflevector <4 x i64> %new, <4 x i64> undef,
|
|
<2 x i32> <i32 0, i32 1>
|
|
%new01f = bitcast <2 x i64> %new01 to <4 x float>
|
|
; compute mask--note that the indices 0 and 1 are doubled-up
|
|
%mask01 = shufflevector <4 x float> %mask, <4 x float> undef,
|
|
<4 x i32> <i32 0, i32 0, i32 1, i32 1>
|
|
; and blend the two of the values
|
|
%result01f = call <4 x float> @llvm.x86.sse41.blendvps(<4 x float> %old01f,
|
|
<4 x float> %new01f,
|
|
<4 x float> %mask01)
|
|
%result01 = bitcast <4 x float> %result01f to <2 x i64>
|
|
|
|
; and again
|
|
%old23 = shufflevector <4 x i64> %oldValue, <4 x i64> undef,
|
|
<2 x i32> <i32 2, i32 3>
|
|
%old23f = bitcast <2 x i64> %old23 to <4 x float>
|
|
%new23 = shufflevector <4 x i64> %new, <4 x i64> undef,
|
|
<2 x i32> <i32 2, i32 3>
|
|
%new23f = bitcast <2 x i64> %new23 to <4 x float>
|
|
; compute mask--note that the values 2 and 3 are doubled-up
|
|
%mask23 = shufflevector <4 x float> %mask, <4 x float> undef,
|
|
<4 x i32> <i32 2, i32 2, i32 3, i32 3>
|
|
; and blend the two of the values
|
|
%result23f = call <4 x float> @llvm.x86.sse41.blendvps(<4 x float> %old23f,
|
|
<4 x float> %new23f,
|
|
<4 x float> %mask23)
|
|
%result23 = bitcast <4 x float> %result23f to <2 x i64>
|
|
|
|
; reconstruct the final <4 x i64> vector
|
|
%final = shufflevector <2 x i64> %result01, <2 x i64> %result23,
|
|
<4 x i32> <i32 0, i32 1, i32 2, i32 3>
|
|
store <4 x i64> %final, <4 x i64> * %ptr, align 8
|
|
ret void
|
|
}
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; masked store
|
|
|
|
masked_store_blend_8_16_by_4()
|
|
|
|
gen_masked_store(4, i8, 8)
|
|
gen_masked_store(4, i16, 16)
|
|
gen_masked_store(4, i32, 32)
|
|
gen_masked_store(4, i64, 64)
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; unaligned loads/loads+broadcasts
|
|
|
|
load_and_broadcast(4, i8, 8)
|
|
load_and_broadcast(4, i16, 16)
|
|
load_and_broadcast(4, i32, 32)
|
|
load_and_broadcast(4, i64, 64)
|
|
|
|
load_masked(4, i8, 8, 1)
|
|
load_masked(4, i16, 16, 2)
|
|
load_masked(4, i32, 32, 4)
|
|
load_masked(4, i64, 64, 8)
|
|
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; gather/scatter
|
|
|
|
; define these with the macros from stdlib.m4
|
|
|
|
gen_gather(4, i8)
|
|
gen_gather(4, i16)
|
|
gen_gather(4, i32)
|
|
gen_gather(4, i64)
|
|
|
|
gen_scatter(4, i8)
|
|
gen_scatter(4, i16)
|
|
gen_scatter(4, i32)
|
|
gen_scatter(4, i64)
|